Abstract-The intrinsic offset of Hall sensors can be reduced with the help of the spinning-current technique, which modulates this offset away from the signal band. The resulting offset ripple can then be removed by a low-pass filter, which, however, limits the sensor's bandwidth. This paper presents a ripple-reduction technique that does not require a low-pass filter. Measurements on a Hall sensor system implemented in a 0.18µm CMOS process show that the technique can reduce the residual ripple by at least 40dB -to the same level as the sensor's noise.
INTRODUCTION
Integrated Hall sensors are widely used for the measurement and control of magnetic signals. However, their offset (tens of mT) is usually orders of magnitude larger than their resolution. The so-called spinning-current technique can be used to modulate this offset out of the signal band [1] . The resulting offset ripple can then be removed by a low-pass filter, which, however, also limits the sensor's bandwidth. This paper presents a technique that continuously cancels offset ripple, thus preserving the sensor's intrinsic bandwidth.
The rest of the paper is organized as follows. Section II introduces the spinning-current technique and the problem of offset ripple. Section III describes the proposed ripplereduction technique, whose circuit implementation is then discussed in Section IV. Measurement results are presented in Section V, and the paper ends with conclusions.
II. OFFSET RIPPLE AND RIPPLE REDUCTION

A. Spinning-current and offset ripple
In a CMOS process, a Hall sensor can be realized as an nwell resistor with four contacts. So it can be modeled as a Wheatstone bridge (Fig. 1) , which, however, will be unbalanced by n-well inhomogeneity and so will exhibit a certain offset. In the spinning-current technique (Fig. 1) , the direction of the sensor's biasing current and the location of its output ports can be periodically switched in such a way that the Hall voltage is modulated to a spinning frequency f spin , while the offset remains at DC. As shown in Fig. 2 , the Hall voltage can then be amplified before being demodulated, thus converting the offset of both the sensor and the amplifier into square-wave ripple at f spin . However, the n-well's resistance is anisotropic, which means that the sensor's offset also depends on the direction of bias current. So the 2-phase spinning scheme shown in Fig. 1 will still result in significant residual offset. This can be reduced by using all four possible bias current directions. The residual offset will then be in the order of a few tens of microTesla at spinning frequencies of a few kHz [2] [3] [4] .
Conventionally, the offset ripple associated with the spinning-current technique is suppressed by a low-pass filter. Apart from limiting the sensor's bandwidth, this approach has other drawbacks. Discrete-time filters sample the sensor's output during each spinning phase, and so suffer from aliasing, while analog filters require large time constants and hence occupy considerable area. Furthermore, since the offset ripple is only suppressed after amplification, the front-end must have enough dynamic range to handle the large amplified ripple in a linear fashion. 
B. Basic ripple reduction technique
In precision chopper amplifiers, a similar ripple-reduction problem has been solved with the aid of a continuous-time ripple reduction loop (RRL) [5] [6] . This is a feedback loop that continuously measures the offset ripple and then feeds back an offset-canceling signal. A similar approach can be applied to a spinning-current Hall sensor [4] .
The basic scheme is shown in Fig. 3 for a 4-phase spinning-current Hall sensor. In this case, most of the offset ripple will be located at 2f spin . A ripple-detection circuit feeds an error signal to an integrator whose output should cancel the sensor's offset. However, due to the n-well's anisotropy, a significant residual ripple will remain.
III. TRIPLE RIPPLE REDUCTION LOOPS
In order to completely cancel the offset ripple, we propose a more advanced algorithm. It is based on the fact that the offset ripple can always be decomposed into square-wave components at f spin and 2f spin . This can be understood by considering the output of a 4-phase spinning-current Hall sensor (Fig. 4) . V 1-4 presents the output voltage V out in 1-4 spinning phase. The algorithm then works as follows:
• An offset V OS1 = (V 1 -V 2 )/2 is determined from the outputs of the 1 st and 2 nd spinning phases. Similarly, another offset V OS2 = (V 3 -V 4 )/2 is determined from the outputs of the 3 rd and 4 th spinning phases. This information is then applied to two independent RRLs that cancel V OS1 and V OS2 , i.e. the offset associated with a static resistive mismatch in the sensor. • The residual ripple, which is due to the sensor's anisotropy (dashed lines in lower Fig. 4) , will then be a square-wave at f spin . The corresponding offset V OS3 can be expressed as:
This offset can then be suppressed by a 3 rd RRL.
Since the ripple components are orthogonal to the signal, the three RRLs can be operated concurrently. At steady state, the offset ripple will be completely removed, and the output of Hall sensor's front-end can be read out without further filtering. However, the RRLs create transfer-function notches at f spin and 2f spin . Fortunately, these can be made quite narrow (a few Hz) by limiting the speed of the RRLs [5] .
IV. CIRCUIT IMPLEMENTATION
A. Amplifier
A CMOS Hall sensor typically has an output resistance of about 1kΩ and so must be read out by a low-noise amplifier. For high noise-efficiency, the capacitively-coupled chopper amplifier shown in Fig. 5 was used [6] . It is a two-stage design which achieves 10nV/√Hz while drawing 240µA current from a 5V supply. The input capacitor C in (48pF) passes the modulated Hall voltage and blocks the offset associated with static resistive mismatch in the sensor. This conveniently relaxes the correction range required of the three RRLs. The outputs of the RRLs V DAC can then be used to cancel the residual ripple via the auxiliary capacitor C cp .
To enable amplifier gains of 800 and 50, and closed-loop bandwidths of 12.5kHz and 200kHz, the feedback capacitor can be switched between 60fF and 960fF. The auxiliary capacitor C cp is chosen to be 480fF to minimize the sensitivity of the amplifier to noise from the external DAC used to implement the RRLs. For flexibility, the triple RRLs were implemented with the help of an external 16-bit ADC, a CPLD and an external 16-bit DAC. A simplified block diagram of the system is shown in Fig. 5 . The ADC samples the output of the amplifier during the 4 spinning phases, and this is used to determine the offsets V OS1-3 . These offsets are then digitally processed in the CPLD and then fed back to the amplifier via the DAC. The signal processing of the digital triple RRLs is shown in Fig. 6(a) . During each spinning cycle, the residual offsets V OS1-3 are computed. These signals are then applied to two 17-bit (V OS12 ) and one 18-bit (V OS3 ) accumulators whose 16 MSBs are then combined and applied to the compensation DAC to generate the appropriate compensation signal V DAC for each spinning phase.
B. Triple ripple reduction loop
One drawback of this implementation is that the ADC under-samples the amplifier's output noise, which makes the computed offsets rather noisy. This noise can be filtered out by slowing down the loop, e.g. by increasing the length of the accumulators. However, this leads to an exponential increase in the number of gates required by the accumulator's adder.
A simpler approach involves replacing the accumulator by the combination of a comparator and an up/down counter [7] . As shown in Fig. 6(b) , the comparator determines the polarity of the residual offset and then appropriately increments or decrements the counter. In each spinning cycle, the compensation signal for each spinning phase can only change by 1bit, and so the steady-state amplitude of the residual ripple will be equal to 1LSB of the DAC.
V. MEASUREMENT RESULTS
The Hall sensor and the capacitively-coupled chopper amplifier were realized in a 0.18µm CMOS process (Fig. 7) . To further reduce the residual offset, 4 orthogonally-connected Hall sensors were used [2] . Each sensor consists of a p+ pinched n-well. The composite Hall sensor has a measured sensitivity of about 50mV/T when biased at 0.35mA. Based on measurements of 8 samples, with f spin = 1kHz, its residual offset has a mean value of 3µT and a standard deviation of 16µT. The input-referred noise of the sensor and amplifier corresponds to a thermal noise floor of 0.28µT/√Hz. Fig. 8 shows the FFT of the amplifier's output with f spin = 1kHz and zero magnetic input when a single RRL (Fig. 3) is used. It can be seen that this approach results in significant residual ripple, whose main component is at f spin and its higher harmonics. 9 shows the FFT of the amplifier's output with zero magnetic input and the accumulator-based triple-RRL scheme shown in Fig. 6(a) . It can be seen that this reduces the residual ripple at f spin by a further 40dB. With this scheme, steady-state is achieved in 2 spinning cycles, i.e. 2ms when f spin =1kHz. However, the noise-aliasing associated with the ADC increases the noise around f spin and 2f spin .
A. Residual ripple
When the comparator-based triple RRLs are used, the noise aliasing problem is solved at the expense of a much longer settling time (6 seconds at f spin =1kHz). The resulting FFT plots are shown in Fig. 10 . It can be seen that the noise floor is now quite flat. Also, the amplitude of the residual ripple is now less than 10µT, which is commensurate with the sensor's residual offset and noise (into a 1.2kHz bandwidth.)
B. Bandwidth measurement
To measure the bandwidth of the Hall sensor system, an AC current is passed through a wire located close to the chip, thus generate an AC magnetic field. Fig. 11 shows the Bode plot of the Hall sensor system when the comparator-based triple RRLs are used, f spin = 1kHz and the amplifier has a gain of 800 and a bandwidth of 12.5kHz. It can be seen that the system bandwidth is determined by the amplifier and that the RRLs cause narrow notches at f spin and 2f spin . As shown in Fig. 12 , the system bandwidth can be increased beyond 100kHz (upper limit of the HP3562A spectrum analyzer used) by reducing the gain of the amplifier to 50.
VI. CONCLUSION
A new readout technique for spinning-current Hall sensors is proposed. It involves the use of three ripple-reduction loops (RRLs) to suppress the up-modulated offset ripple. A chip with a spinning-current Hall sensor and an on-chip amplifier was built in a standard 0.18um process. This was combined with off-chip hardware to realize the RRLs, which were then able to reduce the AC ripple by more than 40dB thus eliminating the need for any further low-pass filtering and preserving sensor bandwidth. As a result, the signal bandwidth is no longer limited by the spinning frequency. Furthermore, the required dynamic range of the front-end can be significantly relaxed since the RRLs cancel the sensor's offset ripple before amplification.
